Improving the area of fast parallel decimal multipliers
نویسندگان
چکیده
منابع مشابه
Parallel reduced area multipliers
As developed by Wallace and Dadda, a method for high-speed, parallel multiplication is to generate a matrix of partial products and then reduce the partial products to two numbers whose sum is equal to the final product. The resulting two numbers are then summed using a fast carry-propagate adder. This paper presents Reduced Area multipliers, which employ a modified reduction scheme that result...
متن کاملA fully redundant decimal adder and its application in parallel decimal multipliers
Decimal hardware arithmetic units have recently regained popularity, as there is now a high demand for high performance decimal arithmetic. We propose a novel method for carry-free addition of decimal numbers, where each equally weighted decimal digit pair of the two operands is partitioned into two weighted bit-sets. The arithmetic values of these bit-sets are evaluated, in parallel, for fast ...
متن کاملBinary-coded decimal digit multipliers
With the growing popularity of decimal computer arithmetic in scientific, commercial, financial and Internet-based applications, hardware realisation of decimal arithmetic algorithms is gaining more importance. Hardware decimal arithmetic units now serve as an integral part of some recently commercialised general purpose processors, where complex decimal arithmetic operations, such as multiplic...
متن کاملArea Efficient Parallel Multipliers Using Pass Transistor Logic (PTL)
In recent years, total power dissipation and area are one of the most important challenges in VLSI design. By reducing the number of transistors in the circuits and the design structures are may occupied small area and ultra-low power design. In this project based on AND gates and full adders are designed using pass transistor logic (PTL) and different techniques are used for low power in AND G...
متن کاملSpeed and Area Optimized Parallel Higher-Radix Modular Multipliers
Modular multiplication is the fundamental and compute-intense operation in many Public-Key crypto-systems. This paper presents two modular multipliers with their efficient architectures based on Booth encoding, higher-radix, and Montgomery powering ladder approaches. Montgomery powering ladder technique enables concurrent execution of main operations in the proposed designs, while higher-radix ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Microprocessors and Microsystems
سال: 2018
ISSN: 0141-9331
DOI: 10.1016/j.micpro.2018.05.015